EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > PMC > PM73123

PM73123

器件名称: PM73123
功能描述: 8 Link CES/DBCES AAL1 SAR
文件大小: 55.65KB    共4页
生产厂商: PMC
下  载:    在线浏览   点击下载
简  介:PM73123 AAL1gator-8 8 Link CES/DBCES AAL1 SAR FEATURES Supports eight structured/unstructured T1, E1 links or one unstructured DS3, E3 or STS-1/STM-0 link over an AAL1 CBR ATM network. Compliant with ATM Forum's CES (AFVTOA-0078), and ITU-T I.363.1. Supports up to 256 VCs. Supports n x 64 (consecutive channels) and m x 64 (nonconsecutive channels) structured data format with channel associated signaling (CAS) support. Internal E1/T1 clock synthesizers provided for each line which can be controlled via internal synchronous residual time stamp (SRTS) or an internal programmable weighted moving average adaptive clocking algorithm in unstructured mode. Clock synthesizers can also be controlled externally to provide customization of SRTS or adaptive clocking methods. Provides transparent transmission of CCS and CAS and termination of CAS signaling. Compliant with ATM Forum's Dynamic Bandwidth Circuit Emulation Service (DBCES) AF-VTOA-0085. Supports idle channel detection via processor intervention, CAS signaling, or data pattern detection. Provides idle channel indication on a per channel basis. Supports AAL0 mode, selectable on a per VC basis. Provides transmit and receive buffers which can be used for OAM cells as well as any other user-generated cells such as AAL5 cells for ATM signaling. Provides an optional 8/16-bit AnyPHY slave interface. Provides a three cell FIFO for UTOPIA loopback support on a per VC basis or a global basis. TRANSMIT SECTION Provides individ……
相关电子器件
器件名 功能描述 生产厂商
PM73123-PI 8 LINK CES/DBCES AAL1 SAR PMC
PM73123 8 LINK CES/DBCES AAL1 SAR PMC
PM73123 8 Link CES/DBCES AAL1 SAR PMC
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2