EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > INTEL > 80333

80333

器件名称: 80333
功能描述: I/O Processor
文件大小: 607.56KB    共75页
生产厂商: INTEL
下  载:    在线浏览   点击下载
简  介:Intel 80333 I/O Processor Datasheet Product Features ■ ■ ■ ■ ■ ■ ■ Integrated Intel XScale core — 500, 667 and 800 MHz — ARM* V5TE Compliant — 32 KByte, 32-way Set Associative Instruction Cache with cache locking — 32 KByte, 32-way Set Associative Data Cache with cache locking. Supports write through or write back — 2 KByte, 2-way Set Associative MiniData Cache — 128-Entry Branch Target Buffer — 8-Entry Write Buffer — 4-Entry Fill and Pend Buffer — Performance Monitor Unit Internal Bus 333 MHz/64-bit PCI Express*-to-PCI Bridges — x8 PCI Express* Upstream Link — PCI Express* Specification 1.0a compliant — PCI-X Bus A (IOP bus - ATU interface) — PCI-X Bus B (Slot Expansion bus) supports standard PCI Hot-Plug Controller — Four output clocks per PCI-X bus Address Translation Unit — 2 KB or 4 KB Outbound Read Queue — 4 KB Outbound Write Queue — 4 KB Inbound Read and Write Queue — Connects Internal Bus to PCI/X Bus A — Messaging Unit and Expansion ROM Two Programmable 32-bit Timers and Watchdog Timer Eight General Purpose I/O Pins Two I2C Bus Interface Units ■ ■ ■ ■ ■ ■ ■ Dual-Ported Memory Controller — PC2700 Double Data Rate (DDR333) SDRAM — DDRII 400 SDRAM — Up to 2 GB of 64-bit DDR333 — Up to 1 GB of 64-bit DDRII400 — Optional Single-bit Error Correction, Multi-bit Detection Support (ECC) — Supports Unbuffered or Registered DIMMs and Discrete SDRAM — 32-bit memory support DMA Controller — Two Independent Channels Connected to Internal Bus — Two 1KB Queues in Ch0 an……
相关电子器件
器件名 功能描述 生产厂商
80333 I/O Processor INTEL
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2