EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > AMI > X2P1200

X2P1200

器件名称: X2P1200
功能描述: 0.15
文件大小: 157.77KB    共2页
生产厂商: AMI
下  载:    在线浏览   点击下载
简  介:AMI Semiconductor XPressArray-II 0.15μm Structured ASIC Key Features Next-generation 0.15m structured ASIC platform for highperformance 1.5V ASICs and FPGA-to-ASIC conversions NRE and production cost savings Significant time-to-market advantages Drop-in replacement for cost-reducing Xilinx Virtex-II and Virtex-II Pro and Altera APEX-II and Stratix designs 511K to 4.8M ASIC gates 210MHz system, 500MHz local clock speeds Low power consumption 0.055W/MHz/gate @ 1.575V 258Kbits to 4.8Mbits of block RAM memory 18Kbit initializable dual-port RAM blocks at speeds up to 330MHz Up to 6.1Mbits of memory when 50 percent of the logic sites are used for distributed memory Initializable distributed memory at speeds up to 210MHz Flexible I/O technology, any I/O standard assigned to any I/O pin Configurable signal, core and I/O power supply pin locations Supports LVTTL, LVCMOS, PCI33, PCI66, PCI-X 133, PCI-X 2.0, GTL/+, HSTL class 1, 2, 3, and 4, SSTL2 class 1 and 2, LVPECL (input), and LVDS I/O standards 1.5V, 1.8V, 2.5V, and 3.3V capable I/O True 3.3V tolerance with no external resistor necessary Digital controlled impedance (DCI) Built-in dual data rate (DDR) support LVDS data rates to 1Gbps Up to 1360 user I/Os Comprehensive clock management circuitry Up to eight delay-locked loops (DLLs) and eight phase-locked loops (PLLs) Variety of package options Integrated high-fault coverage scan-test, memory BIST and JTAG XPressArray-II - Feature Sheet Product Descripti……
相关电子器件
器件名 功能描述 生产厂商
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2