EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > YAMAHA > YSS902

YSS902

器件名称: YSS902
功能描述: Dolby Digital (AC-3) / Pro Logic decoder + Sub DSP
文件大小: 597.75KB    共12页
生产厂商: YAMAHA
下  载:    在线浏览   点击下载
简  介:YSS902 AC3D Dolby Digital (AC-3) / Pro Logic decoder + Sub DSP INTRODUCTION The YSS902 is one chip LSI consisting of two built-in DSP’s ; Dolby Digital (AC-3) / Pro Logic (Main DSP) and a sound processing DSP (Sub DSP). Sub DSP is capable of realizing various sound fields, such as virtual surround, by down-loading the program and coefficient. FEATURERS Dolby Digital 5.1 channel full decode. 24 bit DSP. (Group-A Dolby Digital decoder) No external memory is required. (Memory for center and surround channel delay is included) Possible to decode multi-language encoded data. (possible to decode based on data-stream-number) AC-3 karaoke mode. Original compression mode as well as four compression modes recommended by Dolby. Dolby Digital decoding latency is fixed to two audio blocks (512 samples). Included de-emphasis filter. Pro Logic decoding for Dolby Digital 2 channels decoded signal as well as ordinary PCM. High performance 25 MIPS programmable DSP suitable for a variety of sound field processing such as original surround, filtering, virtual surround etc. Up to 1.36 second delay time is capable when used with an external 1Mbit SRAM. (at fs= 48 kHz) Reads Dolby Digital decode information through the microprocessor interface. Provide total sixteen I/O ports. Possible to connect most of SPDIF receivers, A/D and D/A converters, by setting I/O data interface format. Has a built-in PLL oscillation circuit to generates its own operating clock. Internal operating clock is 25MHz. Suppl……
相关电子器件
器件名 功能描述 生产厂商
YSS902 Dolby Digital (AC-3) / Pro Logic decoder + Sub DSP YAMAHA
YSS902 Dolby Digital (AC-3) / Pro Logic decoder + Sub DSP ETC
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2