器件名称: ST2303
功能描述: P Channel Enchancement Mode MOSFET
文件大小: 80.34KB 共6页
简 介:P Channel Enchancement Mode MOSFET -1.7A DESCRIPTION
ST2303
The ST2303 is the P-Channel logic enhancement mode power field effect transistor are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other batter powered circuits, and low in-line power loss are needed in a very small outine surface mount package.
PIN CONFIGURATION SOT-23-3L 3
FEATURE z -30V/-2.6A, RDS(ON) = 130m-ohm @VGS = -10V z -30V/-2.0A, RDS(ON) = 180m-ohm @VGS = -4.5V z Super high density cell design for extremely low RDS(ON) z Exceptional on-resistance and maximum DC current capability z SOT-23-3L package design
D G
1
1.Gate 2.Source
S
2
3.Drain
3
S03YA
1
S: Subcontractor
2
Y: Year Code W: Process Code
STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA TEL: (650) 9389294 FAX: (650) 9389295
Page 1
P Channel Enchancement Mode MOSFET -1.7A
ST2303
ABSOULTE MAXIMUM RATINGS (Ta = 25J Unless otherwise noted ) Parameter Drain-Source Voltage Gate-Source Voltage Continuous Drain Current (TJ=150J ) TA=25J TA=70J Pulsed Drain Current Continuous Source Current (Diode Conduction) Power Dissipation Operation Junction Temperature Storgae Temperature Range Thermal Resistance-Junction to Ambient TA=25J TA=70J Symbol VDSS VGSS ID IDM IS PD TJ TSTG Rc
JA
Typical -30 +20 -2.6 -2.0……