器件名称: MTV112A
功能描述: 8051 Embedded CRT Monitor Controller MASK Version
文件大小: 164.06KB 共20页
简 介:MYSON TECHNOLOGY
MTV112A (Rev 1.9)
8051 Embedded CRT Monitor Controller MASK Version
FEATURES
l l l l l l l l l l l
l l l
8051 core. 384-bytes internal RAM. 16K-bytes program Mask ROM. 14-channels 10V open-drain PWM DAC, 10 dedicated channels and 4 channels shared with I/O pin. 28 bi-direction I/O pin,12 dedicated pin,12 shared with DAC,4 shared with DDC/IIC interface. 5-output pin shared with H/V sync output and self test output pins. SYNC processor for composite separation, polarity and frequency check, and polarity adjustment. Built-in monitor self-test pattern generator. Built-in low power reset circuit. One slave mode IIC interface and one master mode IIC interface. IIC interface for DDC1/DDC2B and EEPROM; only one EEPROM needed to store DDC1/DDC2B and display mode information. Dual 4-bit ADC or 4 channel 6-bit ADC. Watchdog timer with programmable interval. 40-pin PDIP and 44-pin PLCC package.
GENERAL DESCRIPTION
The MTV112A micro-controller is an 8051 CPU core embedded device specially tailored to CRT monitor applications. It includes an 8051 CPU core, 384-byte SRAM, 14 built-in PWM DACs, DDC1/DDC2B interface, 24Cxx series EEPROM interface, A/D converter and a 16K-bytes internal program Mask ROM.
BLOCK DIAGRAM
STOUT P1.0-7 X1 P0.0-7 RD WR P0.0-7 RD WR
XFR
HSYNC
H / VSYNC CONTROL
VSYNC HBLANK VBLANK
X2
8051 CORE
INT 1 RST
WATCH-DOG TIMER
RST
P2.0-3 P3.0-P3.2
14 CHANNEL PWM DAC
DA0-9
DA10-13
P3.4 P2.4-7
ADC
AD0 AD1
HSCL HSDA
DDC 1/2 B & FIFO INTER……
