EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > PLL > PLL620-20DC

PLL620-20DC

器件名称: PLL620-20DC
功能描述: Low Phase Noise XO (for HF Fund. and 3rd O.T.)
文件大小: 203.7KB    共7页
生产厂商: PLL
下  载:    在线浏览   点击下载
简  介:PLL620-20 Low Phase Noise XO (for HF Fund. and 3 rd O.T.) FEATURES 100MHz to 200MHz Fund. or OT Crystal. Output range: 100 – 200MHz (no multiplication). Available outputs: PECL, or LVDS. OESEL/OECTRL for both PECL & LVDS. Supports 2.5V or 3.3V-Power Supply. Available in die form. Die thickness 10 mil. 3 rd DIE CONFIGURATION 65 mil Reserved Reserved VDD VDD VDD VDD N/C N/C (1550,1475) 17 16 25 24 23 22 21 20 19 18 GNDBUF N/C LVDSB PECLB VDDBUF VDDBUF PECL LVDS OUTSEL^ XIN XOUT N/C 62 mil 26 27 Die ID: A1212-12 15 28 14 N/C OE CTRL N/C 13 29 12 11 30 DESCRIPTION The PLL620-20 is an XO IC specifically designed to work with high frequency fundamental and third overtone crystals. Its design was optimized to tolerate higher limits of interelectrode capacitance and bonding capacitance to improve yield. It achieves very low current into the crystal resulting in better overall stability. It is ideal for XO applications requiring LVDS or PECL output levels at high frequencies. C502A 31 1 2 3 4 5 6 7 8 10 9 Reserved Y (0,0) X OUTPUT SELECTION AND ENABLE Pad #9 OUTSEL Selected Output DIE SPECIFICATIONS Name Size Reverse side Pad dimensions Thickness Value 62 x 65 mil GND 80 micron x 80 micron 10 mil 0 1 LVDS PECL (default) BLOCK DIAGRAM Pad #9 OUTSEL Pad #30 OE_CTRL 0 1 OE X+ XOscillator Amplifier 0 1 0 1 Tri-state Output enabled (default) Output enabled (default) Tri-state Q Q Pad #9: Bond to GND to set to “0”, bond to VDD to set to……
相关电子器件
器件名 功能描述 生产厂商
PLL620-20DC Low Phase Noise XO (for HF Fund. and 3rd O.T.) PLL
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2